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1571 ABSTRACT 
Memory cells in a matrix are provided by a thin film of 
amorphous semiconductor material overlayed by a thin 
film of resistive material. An array of parallel conduc- 
tors on one side perpendicular to an array of parallel 
conductors on the other side enable the amorphous 
semiconductor material to be switched in addressed 
areas to be switched from a high resistance state to a 
low resistance state with a predetermined level of elec- 
trical energy applied through selected conductors, and 
thereafter to be read out with a lower level of electrical 
energy. Each cell may be fabricated in the channel of an 
MIS field-effect transistor with a separate common gate 
over each section to enable. the memory matrix to be 
selectively blanked in sections during storing or reading 
out of data. This allows for time sharing of addressing 
circuitry for storing and reading out data in a synaptic 
network, which may be under control of a microproces- 
sor. 
12 Claims, 6 Drawing Sheets 
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The second array of conductive strips is then produced 
on the overlaying resistive film. 
In operation of a very large memory, it would be 
advantageous to provide some means of blanking se- 
5 lected sections, or blanking all but a selected section. 
Such a means may be provided by fabricating at each 
THIN FILM MEMORY MATRIX USING 
AMORPHOUS AND HIGH RESISTIW LAYERS 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provision offibfic Law 96-517 (35 USC 202) 
a vertical metal-insulator-semiconductor (MIS) 
transistor (FET), i*e*, an MISFET having 
the channel perpendicular to the substrate. Amorphous 
10 semiconductor material in the channels of all MISFETs 
in a block or section is subjected to the requisite electri- 
cal voltage to open all the channels in that section to 
film of amorphous semiconductive material, vertical 
film random aCCeSS 15 strips of an amorphous seiconductor material (with 
conductive strips are provided in ohmic contact with 
conductor material. Next an insulating layer is depos- 
in which the Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
me present is a contirmation in part of 
the copendig application Ser. No. 761,185 filed July conduction. This is accomplished producing, O n  the 
31, 1985, now abandoned. 
=s invention relates to a 
memory matrix and a method for correcting elementary 
retrieval errors in the form of phantom vectors stored as 
particularly to an ultra high density memory formed 2o the 
mally high resistance state until a data bit is stored 
therein, and a low resistance state (three or more orders 
different properties) perpendicular to the 
Of conductive strips. The upper m a y  of 
of amorphous semi- 
ited over all of this st~C+-We, and finally a thin film Of 
metal is deposited on the insulating layer to produce a 
lower 
an incidence of the desked vectors, and 
from LIn0nv01ade99 memory elements having a 
edge Of the vertical 
of magnitude lower) once a data bit is stored. 
A 66nonvola~ey9 memory is a static memory in which 
data stored therein is 
require electric. power to the stored information 
in memory. Such a memory would be very useful in 
systems a very large amount of data to be 
randomly accessed. One system requiring such a mem- 3o provided by a common conductive strip* 
tion filed Jan. 22, 1985, Ser. No. 06/693,479, now U.S. conductive strip and One row 
pat. No. 4,660,166 tided ELECTRONIC awow conductive strip allows reading out, or storing, a bit in 
FOR COLLECTIVE DECISION BASED ON the cell where the strips intersect. The vertical strips of 
LARGE NUMBER OF CONNECTIONS BE- 35 amorphous semiconductive material, which constitute 
TWEEN SIGNALS. nat patent discloses a memory the FET channels, provide the function of a resistive 
matrix used to implement a synaptic network. An em- layer to stabilize the current flow through the cells. For 
gate adjacent each vertical strip of amorphous semicon- 
ductor material, thus providing an array of vertical 
erased, and does not z5 MISFETs for the memory cells with a common gate for 
all the MISFETS. The source electrodes of all cells in a 
column are provided by a common conductive strip, 
and all  the drain electrodes of dl cells in a row are 
ory is &closed by John J. Hopfield in a patent applica- Once are by a gate the 
Of One 
bodiment of the present invention that may be adapted 
to the implementation of a network of synapses is dis- 
that purposes the Of the vertical amorphous 
may differ from the film Of amorphous 
closed herein. deposited over the lower array of conductive strips. 
The electric field at the area where the conductive 
strips cross is suflticient to effect the change from the 
OFF to the ON state of the material in that defined area. 
is fabricated in a thin film of amorphous semiconductive 45 work having nonlinear active devices driving an input 
material overlayed by a thin array of parallel coductors with positive feedback from 
me amorphous semiconductive material is to respective conductors of the output array, and a nega- 
electrical energy of -1 nanojode per cubic micron tive feedback threshold inhibit signal to each active 
through the cell contacts to switch it from an OFF device derived from the sum of the currents from the 
(high resistance) state to an ON (low resistance) state of 50 Output arrays Of conductors. 
three or orders of magnitude lower resistance. An electronic embodiment of a neural network mem- 
the memory cell its lower res.stance state. binary connection matrix with dilute vector coding in 
predetermined level of voltage is applied to the 55 errors in the form of phantom vectors stored as an inci- 
contacts, and the level of current conducted through it dence of storing the desired vectors. A limited number 
is sensed. of these phantom vectors can be eliminated by provid- ne thin film of resistive material overlaying the ing additional asymmetric connections to the memory 
memory cell stabilizes the current flow through the cell matrix formed by making resistive connections at the 
during readout for more reliable operation, particularly 60 rows, i~ and C O l ~ n s ,  j, of the sum of binary vector 
in a high density memory matrix comprised of a thin product matrices 
film of amorphous semiconductive material and an 
array of parallel conductive strips on each side, with 
the other to define a memory cell at every point where 65 
two strips cross. One array of conductive strips may be 
produced on a nonconductive substrate before deposit- 
ing the thin film of amorphous semiconductor material. 
SUMMARY OF THE INVENTION 
. ~n accordance with this invention, a memory 
having a contact dimension on the order of one micron An array Of memory cell is utilized in a synaptic net- 
of resistive 
The electrical power applied may then be removed, and 
Thereafter, to read out the bit of data stored therein, a 
ory? in which the synaptic network takes the f(Wl"l of a 
the auto-associative mode, may have memory retrieval 
R 
s= 1 
I v: 5s 
where 9 is the number of stored vectors V2. After 
analysis, to determine the presence of phantom vectors 
in the network memory, each phantom vector is elimi- 
one array of parallel conductive strips perpendicular to 
4.876,668 
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nated by superimposing, i.e., storing, an additional bi- 
nary matrix, that is the product of each phantom vector 
VP and the nearest correct vector V2. Upon addressing 
the memory with fewer than all of the bits of the nearby 
vector Vs, the memory will stabilize on that vector, 
rather than on the phantom vector. The result is an 
error free storage with a storage efficiency of -25% 
for binary matrices in a megabit size memory. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram in elevation of a mem- 
ory cell produced in accordance with this invention. 
FIG. 2 is a plan view of a 5 x 5 array of memory cells 
produced in accordance with the teachings of FIG. 1 
FIG. 3 is a schematic diagram of the electrical equiv- 
alence of a portion of the array of FIG. 2 
FIG. 4 illustrates the utilization of an array as shown 
in FIG. 2 in a synaptic network for a content address- 
able memory. 
FIG. 5 is a block diagram of a system utilizing the 
content synaptic network of FIG. 2. 
FIG. 6 is a sectional view of two memory cells i? a 
row utilizing MIS field-effect transistors with a com- 
mon gate for implementing an array of memory cells 
5 
10 
15 
20 
25 
with a separate common gate over each of a plurality of. 30 
sections io allow gating off selected sections. 
FIG. 7 illustrates the organization of a system utiliz- 
ing the memory matrix shown in FIG. 4 to implement a 
content addressable memory. 
FIG. 8 illustrates a 32x32 bit matrix with stored 
vectors which produce phantom vectors on addressing 
the memory, and the correction of the errors by insert- 
ing a bit 1 represented by an X for each phantom vector 
that may be produced. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
It is well known that many materials in thin film form 
can be switched from a high to a low resistance state. [S. 
R. Ovshinsky, “Reversible Electrical Switching Phe- 
nomena in Disordered Structures,” Phys. Rev. Lett., 
Vol. 21 , 1450 (1968); S. R. Ovshinsky and H. Fritzche, 
“Amorphous Semiconductors for Switching, Memory, 
and Imaging Applications,” IEEE Trans. Electron. 
Dev., Vol. 20, 91 (1973); and A. E. Owen and J. M. 
Robertson, “Electronic Conduction and Switching in 
Chalcogenide Glasses,” IEEE Trans. Electron. Dev., 
Vol. 20,104 (197211 The nature of the switching mecha- 
nism may be that of dielectric breakdown, electrochem- 
ical doping, or thermal recrystallization. In the latter 
two, the switching process may be reversible. Howe- 
vere, in considering suitable thin film materials for the 
“memory connections,” one must carefully examine the 
writing energy and writing speed requirements, possible 
liimiiations on the maximum reversible energy to a con- 
nection, stability of the “OFF” and “ O N  states, as well 
as their reproducibility and reliability. 
Among various oxides, polymers, and semiconduc- 
tors, hydrogenated amorphous silicon represents a good 
switchable material. Switching in the a-Si:H films is 
irreversible; they exhibit excellent reproducibility, high 
OFF/ON resistance ratio (- lO5), and require very low 
writing energy (- 10-9 Joule per cubic micron). Conse- 
35 
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quently, such material is preferred for the present inven- 
tion, although in the broadest aspects of the invention it 
is not required. 
Referring now to FIG. 1, a thin film memory cell is 
formed of a high resistivity film 10 of amorphous semi- 
conductor material, preferably hydrogenated silicon 
(a-SkH) or hydrogenated germanium, although other 
materials having similar characteristics may be used. 
The film 10 is deposited on a nonconductive substrate 
12 first coated with a thin film 14 of conductive mate- 
rial, such as indium tin oxide (InzO3:Sn). A film 16 of 
high resistive material, such as tin oxide (SnO2) is de- 
posited over the amorphous semiconductor material. 
To complete the cell, a metal contact 18 is deposited 
over the resistive layer. 
To store a bit of data, a pulse signal of suitable ampli- 
tude is applied to an amplifier 20 which produces a 
voltage pulse that. drives electrical energy through the 
high resistive film 16 and the amorphous semiconductor 
film 10 to switch the amorphous material in the film 10 
from a high to a low resistance state in the current path 
between the electrode 18 and the conductive film 14. In 
the case of a-Si:H material of 0.2 pm thickness and a 
contact area of 1 pm2, the resistance is switched from - 2 X 109 ohms to -2 X 104 ohms by an energy pulse of 
1.0 nanojoule, which can be produced by a pulse from 
the amplifier 20 of 10 volts peak at 10-5 amps for 10 
psec in response to a signal V.+ 
The data bit stored in the cell may thereafter be read 
by applying a suitable signal Vi, to the amplifier 20 to 
produce a fued voltage, such as 3 V, applied to the cell 
contact 18. The higher current level through the switch 
material is sensed as an output signal I,,t- Shown in 
FIG. 1 is a load resistor 22 connected to the lower 
contact 14 to produce an output voltage V,,, at the 
input of a threshold amplifier 24. The output of that 
amplifier is either at a predetermined high level indica- 
tive of a bit 1, or a low level indicative of a bit 0, de- 
pending upon the level of the voltage developed across 
the resistor 22 relative to a reference V R , ~  
A matrix of memory cells may be produced by depos- 
iting the films 10 and 16 over an array of parallel con- 
ductors 14 that are - 1 pm wide and 0.1 pm thick. Then 
a second array of parallel conductors 18 of the same 
dimensions are deposited on top. FIG. 2 illustrates a 
5x5 array where the upper conductors 18 are shown 
vertical, and the lower conductors 14 are shown hori- 
zontal in dotted lines. 
These are various other methods by which the cell 
can be switched, depending on the switching material. 
One general method is by electron or laser beam writ- 
ing. In a matrix of cells, selective switching is accom- 
lished with a scanning electron or laser beam following 
the deposition of the film 10 on the first set of conduc- 
tors. An an example, if amorphous silicon is used for the 
film 10 as the switching material, then a low resistance 
path through a selected cell area is formed after thermal 
recyrstallization induced by localized heating with the 
electron or laser beam and subsequent cooling. Thereaf- 
ter the memory array structure is completed. The main 
disadvantage with this method is that the programming 
of the cells must be performed during the fabrication of 
the matrix. A more practical approach is to program the 
necessary energy pulse between the appropriate pair of 
horizontal and vertical conductors of the matrix after it 
is completed to seIectively switch the material at the 
intersections. This is the basis of the programmable 
writing described with reference to FIG. 1. However, 
4.876.668 
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this method imposes more stringent requirements on the 
switching properties of the material in terms of break- 
down characteristics and writing energy. 
In addition to the material requirements, there is one 
important question that needs to be addessed before an 
effective memory can be built. This relates to the prob- 
lem of “cross talk” between memory cells during the 
read process, and the write process as well, if the pro- 
grammable electrical energy pulse method is used to 
store data bits in the memory cells. This problem effec- 
tively limits the packing density of the switches, and 
sets the minimal quality of the electronics required for 
signal processing. However, using hydrogenated silicon 
(a-Si:€€) as the switching material for the film 10, the 
OFF state is 105 times higher than the ON state, and the 
resistivity of the material is 106 ohm-cm. Consequently, 
the rows and columns of cells may be spaced with as 
little as 0.5 pm between them, Le., the 1.0 pm conduc- 
tive strips may be on 1.5 pm centers, thus providing an 
ultra high density memory. Since read out is accom- 
plished through a film 16 of large resistance, with cur- 
rent limited thereby, several cells can be read out in 
close proximity at the same time without excessive 
cross talk. The current limiting action relaxes the cur- 
rent handling requirement of the readout circuitry to a 
practical level. Similarly, while storing data, several 
cells in close proximity can be switched in parallel with- 
out excessive heat dissipation requirements, although it 
would also be feasible to store onepit at a time in se- 
quence and thus avoid any heating problem altogether. 
FIG. 3 illustrates schematically a 4 x 4  portion of the 
matrix of FIG. 2. At each intersection between a lower 
conductor 14 and a upper conductor 18 there is defined 
a memory cell, which in its unswitched (OFF) state is 
represented by an open switch S and a resistor R, and in 
its switched (ON) state is represented by a closed switch 
S and a resistor R. A 5x5 array is illustrated more 
schematically in FIG. 4 by showing the conductors in a 
two-dimensional plane with the cell switches and resis- 
tors across comers of the intersecting (but uncon- 
nected) vertical and horizontal conductors. FIG. 4 
shows the 5 X 5 matrix of FIG. 2 utilized to implement 
the network of synapses which forms the basis for the 
system of John J. Hopfield referred to hereinbefore. 
The term “network of synapses” is derived from the 
concepts of information storage and retrieval that have 
been hypothesized for such functions in the brain. In 
terms of any electronic embodiments, the neuron of the 
brain is viewed as a thresholding, nonlinear amplifier, 
while the synapses become the simple resistive feedback 
elements into which data bits are stored. Such networks 
behave as associative or content addressable memories 
with the unusual ability to recall memorize patterns, 
given only some fragments of the patterns. In addition, 
such memories are distributive, i.e., no single bit of 
information is localized in its use. This property gives a 
natural fault tolerance to such structures. From the 
point of view of dense information storage, one notes 
that a memory cell is only a passive feedback element 
with no active element involved in the storage function. 
The active elements are only used to read out informa- 
tion upon being cued. As the memory cells in the net- 
work are passive two-terminal resistive elements, they 
can be extremely small in size. Such a synaptic network 
thus offers a potential of ultra high storage density, 
approaching IO9 bits per square centimeter. The opera- 
tional principles of synaptic networks and their applica- 
6 
tion potential as high density, content addressable mem- 
ories will be discussed briefly with reference to FIG. 4. 
In an idealized electronic system based on the neural 
network model, an active device (neuron) implemented 
5 with a nonlinear active device 30, such as an operational 
amplifier, has a property of sensing an input current (or 
voltage) and outputting two possible values of voltage 
depending on the input. An array of N such devices 30 
is connected together through a two dimensional wiring 
10 matrix (NXN) with various values of resistors at each 
node. Such a system is shown schematically in FIG. 4. 
The values of the resistors determine what information 
is stored; the active elements are used to “address” or 
evoke the stored information based on prompting cues 
The characteristics of an ideal nonlinear active device 
30 is that of a simple threshold amplifier that has a low 
output and steps to a high output when the input ex- 
ceeds a threshold level. Each of the nonlinear active 
20 devices 30 thus compares its input current to a pedeter- 
mined threshold. If it is greater than the threshold, its 
output is “high;” if it is less than the threshold, its output 
is low (zero). The setting of this threshold is equivalent 
to an “inhibition” level in a neural sense, and the source 
25 of negative feedback in an electronic sense. The interac- 
tion of positive feedback from the resistor matrix with 
this negative feedback (inhibition) leads the circuit to a 
“stable state,” which thus corresponds to a piece (e.g., a 
word) of information stored in the interconnection ma- 
30 trix. A number of such words can be stored in the same 
matrix, either independently or associatively, by making 
more connections. The “limits” to the umber of stored 
words in terms of connection usage and retrieval errors 
are discussed below. With appropriate prompting, indi- 
35 vidual words can be retrieved as distinct stable states, 
that is, each nonlinear active device 30, will output “0” 
or “I”, and this output assemblage will correspond to a 
given recalled state. 
Suppose the information is coded in the form of bi- 
nary vectors, or words, and that R such words ( V s ,  
s= 1, . . . , R), each with N components Vi= 1 or 0, are 
to be memorized. In terms of the binary connection 
strengths, (Tv= 1 or 0), the matrix which will give the 
desired memory behavior is described by the following 
15 applied to some of the active devices. 
45 storage algorithm: 
50 
R 
Tq= 1,if Z Vf Z 1 s= 1 
The term Vp Vp is the auto-correlation product of a 
vector Vs, and it yields a particularly simple and impor- 
55 tant form of the matrix memory which stores a number 
of such vector matrices, each matrix being superim- 
posed on the others in the sense that if a bit 1 is already 
in a particular position (i, j) because of other matrices 
already stored, the condition of a bit 1 in that position 
6o for the next vector to be stored is satisfied. This super- 
position of auto-correlation product matrices, i.e., the 
storage of 
in one memory matrix will occasionally create phantom 
vectors, as will be noted more fully hereinbefore. 
7 
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To better understand the auto-correlation product 
term which is central to neural network memories, we 
will show a simple example of the storage algorithm. 
Consider the storage of a simple word V‘ with N=5. 
Let V’=O1011. The appropriate connection scheme 5 
given by the algorithm of Eqs. (1) and (2) is shown in 
FIG. 5. Note that the auto-correlation product matrix is 
symmetric. The evaluation of the autocorrelation prod- 
uct term can be represented schematically as an auto- 
correlation product stored in the following way: apply 10 
the word V’ to the vertical “input” lines and the nega- 
tive or “mirror image” of V’ to the corresponding hori- 
zontal “output” lines, one then forms a connection only 
at the intersections where there is a difference in signal 
level of two units between the vertical and horizontal 15 
lines. The memory network is built up as the corre- 
sponding signals for each word to be stored are applied 
to the vertical and horizontal lines and the appropriate 
connections are made. Attention is directed to the fact 
that there will always be some connections aligned on 20 
the diagonal of the memory matrix (upper left to lower 
right comer in FIG. S), and there will always be sym- 
metry in all other connections on opposite sides of the 
diagonal. This is because the vector Vs is being multi- 
plied by itself to form the auto-correlation product 25 
stored as a matrix of connections. 
Each auto-correlation product is generated by a di- 
rect application of matrix algebra, wherein one vector, 
Vs, is multiplied by its transposed vector [vs ]r ,  to pro- 
duce an NXN product matrix. Reference to the nega- 30 
tive or “mirror image” is only for the purpose of pro- 
ducing a signal of two units where the matrix conduc- 
tors are impressed with signals of one unit for a bit 1 
representation, thereby storing a bit 1, and signals of 
zero units for a bit 0. In practice, one could instead form 35 
the auto-correlation product matrix of each vector Vsto 
be stored and then, after superimposing each such ma- 
trix on all prior product matrices, storing the resulting 
sum of vector product matrices in a memory network. 
memory network of FIG. 4, it is necessary to add a 
negative feedback (an inhibition level) in order to attain 
stability in the system as mentioned earlier. A simple 
form of inhibition can be introduced by the negative 
feedback term 
In addition to the positive feedback inherent in the 4o 
45 
where a is a gain factor. This has the effect of limiting 50 
the number of devices that can be ON at a given time 
since the negative feedback signal grows with the num- 
ber of active devices or “neurons” with a “high” out- 
put. This forms of dynamic thresholding provides the 
In order to store information efficiently into a binary 
matrix memory, some kind of dilute vector coding is 
necessary. This is apparent when one considers the 
storing of a binary vector with a minimum vector 
srength (i.e., all components are “ones”). The role of 60 
dilute vector coding has been examined extensively by 
D. J. Willshaw, et al., “Non-Holographic Associative 
Memory,” Nature, Vol. 222,960 (1969); D. J. Willshaw, 
“Models of Distributed Associated Memory,” Thesis, 
Univ. of Edinburg (1971); are more recently by G. 65 
Palm, “On Associative Memory,” Biol. Cybernetics, 
Vol. 36, 19 (1980). It was found that by limiting th 
vector strength, M, i.e., the number of “ones” in a bi- 
system the ability to respond to memory cues. 55 
-
nary vector or word, to a small fraction of N, high 
information storage capacity could be achieved at low 
retrieval error rate. For example, at the optimum vector 
strength, M(opt)=logzN, the amount of information 
that can be stored in an N X N binary matrix memory (in 
the limit of very large N) approaches ln2XN2 bits, or 
-69% of the theoretical maximum possible in the case 
of a nonsymmetric binary matrix memory, and 0.5 
Na x ln2 bits or - 35% for an auto-associate binary 
product matrix memory. 
Of particular interest is the question of just how 
strongly do the storage capacity and error rate depend 
on vector coding, especially near the optimum conditi- 
osn. To examine this, assume that M< <N, then the 
information stored (bits) per word is approximately M 
log2N. It turns out best to use about half of the connec- 
tions, then the probability Pc that a switch is closed is 4. 
For a “proper” output, the minimum requirement is that 
a vector Vs when inputted will produce an output 
-MVs, and that this vector MVs can be thresholded 
against unwanted outputs. Now, the probability of a 
single output error can be approximated by PCMSO that 
the mean number of errors per word would be 
-(N-M)PcM. Then with P c = ~  and M=logzN, one 
can store 0.69 Nz bits of information with probability 
one of a single bit error per word. 
Since the number of connections made for each word 
is -Mz=(log2N)2 and the information stored per word 
is Mlog~N=(logN)2, one stores an average of one bit 
per connection. This corresponds to the optimum re- 
sults noted earlier. If one now doubles the vector 
strength by setting M=2log2N, then information is 
stored at the rate of 
2 log2 N X log2 N - -1 bit per connection - 2  (2 log2 w2 
The storage capacity is less, - 4 X 0.69 N2 bits, but the 
error rate is reduced to 1/N bit error per word so that 
for N stored words, one word would have a single bit 
error. 
The above observations clearly show the strong de- 
pendence of storage capacity and error rate on how 
dilute the vectors are coded. Another question that 
naturally arises is whether matrix memories can operate 
without errors with reasonable storage capacity. One 
can certainly conceive of an error free memory by in- 
corporating some kind of error correction to take care 
of severe vector overlap. 
The dilute binary coding described above has a spe- 
cial property that the retrieval errors due to the appear- 
ance of spurious “ones” are intrinsically suppressed in 
an auto-vector product matrix memory. This coding 
scheme is based on the idea of local inhibition which 
dictates that when one component of a binary vector 
takes the value “one,” some of the other components of 
the vector must take the value “zero,” One simple form 
of local inhibition consists of decomposing the vector 
into a certain number of groups, such as four groups of 
eight bits per group in a 32x32 bit memory, in which 
only one component of each group may have the value 
“one.” A stored vector may take the form of four octal 
numbers, such as 1455, wherein the value of each num- 
ber stored in a group of eight bits is represented by its 
position in its assigned group of eight bit positions. In 
the example of 1455, the first group stores a bit 1 in 
position one, the second group stores a bit 1 in position 
4,876,668 
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four, and the third and fourth groups store a bit 1 in eigensystem. Moreover, since the phantom vectors are 
position five. If all the input vectors are coded in this usually single-bit errors for small memory loadings, the 
form, as illustrated in FIG. 8, they would have the same new connections needed for the mappings are among 
vector strength equaling the number of groups. AI- those unused connections located in the diagonal blocks 
though the use of local inhibition leads to a slight reduc- 5 of the memory matrix T shown in FIG. 8. 
tion in the information content per vector, this is more The use of asymmetric connections to suppress phan- 
than compensated not O d Y  by the &mhation of SPuri- tom vectors has been demonstrated in the electronic 
0- “Ones” but d S 0  the ease with which infOrIMtiOn binary matrix memory shown in FIG. 8. This approach 
may be encoded in such a dilute binary form. works well provided the number of phantom vectors 
The information storage capacity of a binary matrix 10 Vpis small (< 10% of the number of prescribed vecrors 
VJ. The extent to which it is well suited for suppressing 
by another Of retrieval the appear- larger number of phantom vectors needs to be examined 
Of false memories (phantom states)* These memo- further since the extra connections themselves could 
ries, like the spurious “ones” appearing in a distorted give rise to new phantom vectors. 
memory incorporating a local inhibition is still limited 
memory* arise as a result Of the Overlap among the 15 
Ori&Y prescribed Consider the idealized system consisting of a setof N theshOlhg no&ear amplifiers. The setting of the product matrices‘ In a 
threshold current I n  of the ith amplifier is equivalent to 
an “inhibition” level in a neural sense, and is a source of 
general sense, if the memory matrix is considered as a 
logic machine, the false memories may have a more 
important role as a set of additional logical statements 
which are consistent with the originally described state- 20 negative feedback in an Although 
merits. H ~ ~ ~ ~ ~ ~ ,  as a content-addressable memory of various forms of fibition are possible, we consider one 
coded vectors, the false memories produce phantom simple form which is well suited to the local inhibition 
vectors that should be suppressed. scheme for dilute coding as described earlier. In our 
It is possible to suppress the phantom vectors by electronic implementation, each amplifier is assigned to 
means of an additional error-correction matrix. How- 25 a group and the amplifiers in each group have a com- 
ever, a more elegant approach which avoids the ad& mon threshold determined Ody by the output of the 
tion of such a matrix is to introduce a slight asymmetry amplifiers belonging to the same group. In addition, it is 
into the memory matrix itself. The basic idea is to add required that Ody one amplifier in a group can be in the 
the necessary connections to the memory matrix so that high output state at any give time. For an appropriate 
each phantom vector Vp is mapped onto its nearby 3o choice of the connections of matrix T, the interaction of 
stored vector Vs by storing the auto-correlation vector the amplifiers through the positive feedback from the 
product VPVS. This will now be described heuristically connections of the matrix and the negative feedback 
with reference to FIG. 8 where each node of a memory (inhibition) leads to a set of “stable states” of the system. 
matrix is represented by a bit at the intersections of rows Thus, information, when represented as binary vectors, 
and columns. Following that. 35 may be “stored” in the system as prescribed stable 
The twelve vectors stored in FIG. 8 by the connec- states, and evoked or retrieved as distinct stable states 
tions represented by bit 13 s are as follows: from appropriate memory cues. 
Let Vs, = 1, . . . , R be a set of R binary vectors which 
is to form the memories of the system. The connection 
of the matrix T which would best render these vectors 
as stable states of the system is described by the storage 
algorithm given in Eqs. (1) and (2). FIG. 8 shows an 
example of false state destablization as demonstrated in 
the programmable 32 X 32 matrix memory system. The 
be shown that the phantom vectors present due 45 twelve prescribed vectors listed hereinbefore assumed a 
specific form which was compatible with the local inhi- 
bition scheme. Each vector, of vector strength four, is 
described by four octal numbers, each specifying which 
of the eight components in a group takes the value “1”. 
50 In the matrix shown in FIG. 8, there are phantom vec- 
tors: (4118) and (4158). These were “mapped” to their 
respective nearest prescribed vectors (4116) and (5158), 
To correct the error, i.e., eliminate the phantom vectors as that term has been defined hereinbefore. 
from the memory network, the phantom vectors are The new connection matrix which incorporates the 
mapped unto their nearest stored vectors. The mapping 55 additional mappings differs from the original matrix by 
of a phantom vector Vponto the nearest stored vector the appearance of two new connections: one in the T ~ J  
means simply to store a vector product matrix of the diagonal block resulting from the (4118w4116) map- 
phantom vector VP(once it has been identified by anal- ping and another in the T4.4 block from the 
ysis) with the nearest prescribed vector Vs, as follows (4158wSl58) mapping. The effective destabilization 
for the example illustrated in FIG. 8. 60 of the phantom vectors was determined by applying 
various prompts to the memory system and observing 
the system’s final state when the prompt was removed. 
Phantom vectors never appeared at the output termi- 
(4118) --+ (4116) nals as final stable states. In fact, when a phantom vec- 
65 tor was evoked as an intermediate state, it always con- 
verged to the prescribed memory it was mapped to, 
upon the removal of the prompt. The correction of the 
error produced by a phantom vector occurs because the 
STORED VECTORS 
(1455) (4116) (3336) (2234) (8764) 
(4252) (7542) (4618) (5158) (7115) 
(3784) (6642) 
It 
to overlap of stored auto-correlation product matrices 
are as follows: 
PHANTOM VECTORS 
(4118) (4158) 
VP VS 
(4158) --+ (5158) 
If local inhibition is strictly enforced, the phantom vec- 
tors would no longer be “eigenvectors” of the pseudo- 
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symmetry for that phantom vector is so destroyed that lation study has been performed using a programmable 
.the memory is not stable for that phantom vector; in- binary switch memory system constructed from dis- 
stead the memory stabilizes on a correct vector, thus crete electronic components. The system consisted by a 
assuring correct operation of the memory. This tech- 32x 32 memory matrix, a set of 32 active devices (“neu- 
nique is not a burden in a diluted memory, i.e., in a 5 rons”), and a memory prompting circuit. 
memory where less than 50% ofthe memory capacity is A schematic diagram of the basic system is the same 
used. as for the 5x5 matrix shown in FIG. 4, but expanded 
This technique of suppressing false memories Was from 5x5 to 32x32. The switches in series with the 
S U C C ~ f ~ Y  demonstrated in an binary ma- resistors are CMOS analog switches controlled by a set 
trix memory arranged just as described with reference 10 of sefial-in/parallelGut shift registers connected in cas- 
to FIG. 5, but expanded to a 32X 32 matrix illustrated cade. Programming of the switches (i.e., T i s )  is accom- 
schematically in FIG. 8. The prescribed vectors as- plished by sending a stream of the appropriate 
local inhibition scheme. Each vector, of vector strength stored in the shift register set the CMOS switches on 
which Of the eight components in a take ory cell, albeit a volatile memory cell in the sense that if 
power is momentarily interrupted, all of the stored data the value “1”. One such set of twelve randomly chosen 
is lost, as contrasted to the nonvolatile memory of the vectors set forth hereinbefore was stored just as shown in FIG. 8. 
a form which was with the data bits to the shift registers from a computer. The bits 
15 wherever there are binary ones, thus simulating a mem- was described by four numbers, each specifying 
In Hopfield‘s theoretical studies of the collective 20 present invention. 
behavior of neural network, (J. Hopfield, et ‘‘Neu- The active devices are nonlinear amplifiers each ‘On- 
ral Computation of Decision in Optimization pro+,- sisting of a current summing amplifier followed by a 
lem,,9 in press, Biologic.. Cybernetics (19851, and J. high-gain differential amplifier functioning as a compar- 
with Emergent Co~lective ~~~~~~~~i~~~~ Abilities,” 25 characteristic referred to hereinbefore. A global inhibit 
bility. Note that the negative feedback corresponds to 
the second term Of gives a POSi- 
A set Of pseudo-random binary vectors were gener- 
ated and stored in the memory matrix. The network 
indeed exhibited the predetermined stable states (corre- 
sponding to the stored vectors) under the full dynamic 
(3) 35 thresholding and feedback conditions, provided the 
stored .vectors did not overlap each other considerably, 
in which case the error correcting technique described 
could have been used. Thus, prompting the memory 
with a “cue” of one or more of the stored octal vector 
numbers would produce the complete vector at the 
memory output. When the overlapping of the cues was 
severe, some of the stored vectors did not correspond to 
unique stable states, indicating the presence of phantom 
vectors. When these overlapping cues are used as mem- 
ory prompts, the memory converges to stable states 
“nearest” these words in Hamming distance. 
Analysis for detection of phantom vectors can be 
made, for the purpose of using the correction technique 
described above, either after the prescribed vectors are 
stored or, preferably, after the auto-correlation product 
matrices are formed and summed, but before they are 
stored. The phantom vectors found can then be mapped 
to their nearest prescribed vectors by producing the 
55 perimposed on) those to be stored. Then when the ma- 
trices are stored at one time, the corrections are also 
2 (4) entered in memory. The analysis of the auto-vector 
E = -1 L P TjJVjr;.+ IC product matrices formed and summed is carried out by 
systematically checking to see if all possible cue combi- 
60 nations of each vector, such as 14--, -45--, ---55, 
145-, 4 5 5 ,  will evoke a vector not prescribed, i.e., 
evoke a vector not present in the list of twelve used to 
The study of the dynamics of the network memories form the sum of matrices stored as shown in FIG. 8. 
is of particular importance since it provides much in- The convergent properties of the memory were fur- 
sight to the recall capability of the memory in terms of 65 ther investigated by examining the memory responses to 
memory cycling time and ability to respond to incom- fewer than all bits of the words stored and incorrect 
plete and/or incorrect memory cues or prompts. To prompts. It was observed that at the optimum inhibit 
investigate their dynamical behavior, a hardware simu- gain, a minimum prompt vector strength of two (i.e., 
Hopfieid, < ~ ~ ~ ~ ~ a l  Networds and physical systems 
Proc. Natl., Acad. Sei., Val. 79, 2554 (1982)) he has 
shown that for a symmetic network (Tg=Q9 the mem- 
ator. Together they provide the desired thresholding 
is applied to the comparator input of the amplifi- 
ers to provide the necessary negative fedback for sta- 
ory always converges to a stable State for any set of 
input cues or prompts. Moreover, the stable states cor- 
which m y  be referred to as the “energy function” of 
the system: 
and thus 
to the local minima of the following quantity 3o tive contribution to the energy function. 
N N  N 
E =  -1 2 ,P  qvjr;. - ,L VjIj 
2 i = l p l  I== 1 
2 
. 
with c>oy should be added to the energy function‘ The vector product VI‘ Vs, and adding the matrices to (su- energy function now becomes: 
N N  
i = l  j=1 
N N  N 
i=lj=l 1= 1 = -1 ,x L (Tu- c) vir;.- ,I VjI; 
where Ii and Vi are the external input currents and the 
output voltages of the ith amplifier. In the high amplifi- 
er-gain limit, the minima are located at the comers of 
the N-dimensional hypercube defined by Vi=O or 1. 
For a binary matrix memory system where Tu is either 
0 or 1, the double sum is always positive, thus E is at the 
absolute minimum when Vi=l (assuming there is no 
external stimulus, i.e, Ii=O). This is what would be 
expected since there is no negative feedback in the sys- 
tem. To described a system incorporating global inhibi- 
tion, the term 
40 
45 
50 
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two “ones”) was needed to evoke a stored word; other- 
wise the memory settled to the stable null state 
(Vj’s=O). When the prompt was “ambiguous,” i.e., the 
prompt could not uniquely determine a stored vector, 
the memory converged to a stable state consistent with 
the prompt. That the memory tends to favor one stable 
state over others is attributed to slight variations in 
active device characteristics and component values, and 
to parasitic capacitance in the circuitry. With an incor- 
rect prompt, the memory generally converged to the 
nearest stable state if the prompt contained more “cor- 
rect ones” than “incorrect ones;” otherwise it resumed 
the null state. It was also observed that the level of 
fault-tolerance of the memory to incorrect prompt was 
dependent on the prompt strength, i.e., the magnitude 
of the prompt current to the inputs of the amplifiers. 
TABLE 1 
Memory 
Binary Code Prompt output 
01001Mw) llOOODOO 0011oooO 1OoM)100 J JANE 
Of Stored Name --N- JANE 
TONE JANE 
01001Mw) 00lOlMM 011ooM)o 0011OoM) J JANE 
Of Stored Name JOHN 
JOHN Ti&.- JOHN 
A O N N  JOHN 
JANE ANN (NS) 
11OOOOOO 1OOO1oM) llMxM00 01OOOOO1 A (FS) 
Of Stored Name -D-- (FS) 
ADAM - -A- ADAM 
TOAM ADAM 
Of Stored Name - A _ -  JANE 
MARY --R- MARY 
D O M  (NS) 
OIOOOOOI II0M)O 001OoM)1 ooOo1001 M MARY 
- O R Y  MARY 
G A N Y  MARY 
1OOOOOO1 OloMMlO 1oooO100 0011oooO G GLEN 
N GLEN 
GLEN G O E -  GLEN 
A L E N  GLEN 
--- Of Stored Name 
J A E N  (FS) 
FS = False State 
NS = Null State 
The memory cycle time (the time required for the 
memory to evoke a stored vector when a minimum 
prompt is applied) was measured to be approximately 15 
microseconds. The cycle time was generally found to be 
insensitive to the vector strength of the stored vectors 
or to whether the applied prompt was ambiguous, but 
was primarily limited by circuit capacitance and the 
speed of the operational amplifiers used in the active 
devices. The information content of a 32-bit long binary 
word with vector strength five is approximately 17 bits; 
thus, with a cycle time of 15 microseconds, the data 
retrieval rate is of the order of one megabit per second. 
The cycle time can be reduced by an order of magni- 
tude using faster devices and improved circuit design, 
so that for a lOOOX 1OOO matrix memory (which would 
most likely be fabricated in the thin film form described 
above), data retrieval rate of the order of a gigabyte per 
second could be achieved. 
As we have seen thus far, a memory matrix based on 
the neural network model would have many desirable 
features. Among such features are ultra-high density, 
content addressability, and fault tolerance. An immedi- 
ate potential of such a matrix would be in the area of 
large scale information storage without mechanical 
devices. More significantly, such devices would offer a 
new approach to ultra-high density information storage 
and information processing for future generation com- 
14 
puters. In particular, new applications which could take 
full advantage of the device’s content addressing and 
fault tolerant capabilities, would include pattern recog- 
nition, computation for process optimization, fast access 
5 knowledge base for artificial intelligence and expert 
system. 
In the implementation of a synaptic network, a very 
high density memory may be fabricated as described 
with reference to FIGS. 1 and 2, but it is necessary to 
10 use nonlinear active devices as shown in FIG. 4 to 
prompt and read the information stored, one device per 
input line, with feedback as shown in the figure. It can 
therefore be readily appreciated that even with a mod- 
est memory array of lOOOx 1O00, there is a problem in 
l5 accommodating 1OOO devices on a chip because they 
require significantly more area as compared to the basic 
memory cells, and thus a significantly overhead expense 
and limitation on usable bit density. Each line could be 
extended to a very long length, so as to reduce the 
2o proportion of devices to memory elements, but this can 
cause problems in reading the data because of practical 
limitations on device output power and coding for writ- 
ing and reading data. A memory that could take advan- 
tage of the unique performance capabilities of the sys- 
25 tem and basic elements could become so large and un- 
wieldy as to become extremely difficult in design and 
operation. If the memory were broken into smaller 
sections, writing and reading would be simplified and 
3o more easily controlled. If these sections of memory 
could also share devices, a great deal of chip space 
could be saved, and costs per bit of memory reduced. 
The solution of this problem is a blanking gate, i.e., a 
gate structure that will overlie and control an entire 
35 section of memory, and to connect the devices to matrix 
conductive strips that run through a plurality of such 
sections, whereby any section may be selected for oper- 
ation with the devices by blanking all others. 
FIG. 6 is a cross-sectional view of one blanket gate 
over two memory cells comprised of switched resistor 
areas 1 and 2. As noted with reference to FIG. 1, the 
switched resistor areas lie between the crossings of two 
matrix (conductive strips) running at right angles to 
each other in parallel planes. The two sets of conduc- 
45 tive strips shown in FIG. 6 are deposited conductors 
labeled 3 and 4, for the lefthand memory cell, and 3 and 
4’ for the right-hand memory cell. However, unlike the 
memory cell of FIG. 1, the greater areas of the amor- 
phous semiconductor material 5 lying directly under the 
50 upper conductors 4 and 4‘ are not switched to the ON 
state because of insulating material 6 and 6 ;  instead the 
switching takes place only under vertically oriented 
contact strips 7 and 7’ which are also- formed of an 
amorphous semiconductor material along the lengths of 
55 upper wires 4 and 4’. This material may differ from the 
material in the film 5. The switched resistor areas 1 and 
2 under the strips 7 and 7’ are shown cross-hatched in 
the drawing. The vertical strips 7 and 7’ replace the 
current limiting resistance f b  of FIG. 1. Its cross-sec- 
60 tional area (length and width) are chosen to suit the 
requirements of both defining the contact area over the 
amorphous semiconductor film 5 and the current l i i t -  
ing resistance film. Although this geometry is apprecia- 
bly different, its function is exactly as disclosed with 
65 reference to FIG. 1. Thus, when sufficient voltage ap- 
pears between any strip 7, or 7’ and strip 3 due to a 
voltage applied between a conductive strip 4 or 4‘, and 
strip 3, and switched resistor area 1 or 2 will perma- 
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nently change to a lower resistance state, thereby stor- 
ing a data bit. 
The action of strips 7 and 7’ is controlled by a com- 
mon gate 8 in the manner of an insulated gate field- 
effect transistor. Application of the proper voltage on 
gate conductor 8 depletes the carriers in strips 7 and 7’ 
such that they cannot conduct in response to write 
pulses fed to them by wires 4 or 4‘, thus preventing the 
storage of a data bit. The function of the common gate 
8 is the same during memory readout operation. While 
the gate is held at this voltage, interrogation prompt 
pulses cannot read the state of the switching resistors 1 
and 2 in the thin film 5, thus effectively blocking any 
readout. In that manner, a memory section can be se- 
lected for storing data or reading out data. Since the 
gate is common to all the FET cells in an entire section 
of memory, the entire section can be blanked out by one 
gate control signal. 
During fabrication, the lower array of parallel con- 
ductors 3 is deposited, followed by the amorphous semi- 
conductor layer 5. An array of parallel supporting insu- 
lators 6 and 6‘ is next deposited using conventional 
masking and deposition techniques. Conductors 4 and 4’ 
are then deposited on the insulators 6 and 6 followed by 
the edge-on evaporation deposition of strips 7 and 7’ of 
amorphous semiconductor material. In this way, fine 
lithography is not needed because there is a beam like 
evaporative technique capable of precisely building up 
the strip height on the side of the insulator strips 6. An 
insulating layer 9 is next deposited over the entire struc- 
ture, over which the common gate 8 is deposited. A 
final layer of protective insulation (not shown) is then 
deposited. For a more complete understanding of the 
construction and operation of a vertical field-effect 
transistor see Nobumitsu Hirose, et al., “Two-Dimen- 
sional Numerical Analysis of Amorphous-Silicon Field- 
Effect Transistors,” Japanese Journal of Applied Phys- 
ics, Vol. 24, No. 2, February, 1985, pp 200-207. 
In a content addressable memory, each section may 
5 
10 
15 
20 
25 
30 
35 
be associated with a class or subclass of content. Thus, 40 
to extend the example given above, one section could be 
dedicated to storage of names that begin with the letter 
“J.” Data on those names is written in this section. In 
prompting and reading, since one group of devices is 
connected to long lines running through all sections, 45 
only one section is enabled at a time. When searching 
for data on names that begin with the letter “J,” a con- 
trolling and dedicated microprocessor will sent out the 
proper signal to enable the J section. Thus, it is not 
necessary to hunt through all the sections as long as the 50 
general class of information sought is known. The spe- 
cific information is found by the prompting and reading 
process applied to the other section that is enabled by a 
signal applied to its blanking gate. 
not as dense as that disclosed with reference to FIGS. 1 
and 2, much as the area of chip surface dedicated to 
devices is eliminated. This results in a substantial reduc- 
tion in total chip area of the entire memory system, and 
ease in design, coding and operation for larger memo- 60 
ries. 
A system utilizing a thin film memory in a synaptic 
network is shown in FIG. 7. A high density memory 
matrix 31 fabricated as described with reference to 
FIGS. 1 and 2 is provided with a bank 32 of nonlinear 65 
active devices. By utilizing the blanking gate described 
with reference to FIG. 6, the memory may be provided 
with fewer devices in implementing a synaptic network 
Although this memory matrix with a blanking gate is 55 
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described with reference to FIG. 4. A computer 34 
encodes the data to be stored and, while selecting sec- 
tions of the memory through blanking control, stores 
the data, either one bit at a time or one word at a time. 
Thereafter, while selecting an appropriate section of the 
memory, prompt signals are generated by a bank of 
prompt amplifiers 36 under direction of the computer 
34 to retrieve data from the memory using whatever 
prompts are available as to the data desired. The output, 
which is taken from the feedback path of the synaptic 
network, is read into the computer where it is used 
and/or displayed. A summing circuit 38 with a gain of 
-a provides an inhibit signal (Irhr&o[d) to the bank 32 
of nonlinear active devices. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and variations. 
What is claimed is: 
1. A matrix of nonvolatile memory cells for storing 
bits of data comprised of 
a thin film of amorphous semiconductor material 
overlayed by a thin film of resistive material, 
a plurality of parallel ohmic contact strips on the 
surface of said resistive material opposite said 
amorphous semiconductor material, 
a plurality of parallel ohmic contact strips on the 
surface of said semiconductor material opposite 
said resistive material and perpendicular to said 
contact strips on said thin film of resistive material, 
and 
means for applying a pulse of electrical energy 
through said thin film of amorphous semiconduc- 
tor material and said overyling resistive material 
through said contacts, said pulse being sufficient 
voltage to switch said amorphous semiconductor 
material from a high state to a low state of resis- 
tance, and for thereafter applying a pulse of electri- 
cal current sufficient to sense the state of said semi- 
conductor material. 
2. A nonvolatile memory cell as defined in claim 1 
wherein said amorphous semiconductor material is 
comprised of hydrogenated semiconductor material. 
3. A nonvolatile memory cell as defined in claim 2 
wherein said hydrogenated semiconductor material is 
hydrogenated silicon. 
4. A nonvolatile memory cell as defined in claim 1 
wherein said thin film of resistive material is comprised 
of tin oxide. 
5. An array of memory cells comprised of a substrate 
of nonconductive materid, 
a first array of parallel conductors deposited on said 
substrate, 
a thin film of amorphous semiconductor material 
deposited on said substrate over all said first array 
of conductors, 
a thin film of resistive material deposited over all said 
thin film of amophous semiconductor material, 
a second array of parallel conductors deposited on 
said thin film of resistive material, said second 
array of conductors being oriented perpendicular 
to said first array of conductors, 
whereby an electrical store pulse may be applied 
through selected conductors of said first and sec- 
ond arrays to said amorphous semiconductor mate- 
rial at the intersection of said selected conductors, 
4,876: 
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said store pulse being of sufficient energy to swtich 
said amorphous semiconductor material to a low 
resistance state, and thereafter an electrical read 
pluse of lower energy than said store pulse, and 
sufficient to switch said amorphous material to a 5 
low resistance state, may be applied through said 
selected conductors and said amorphous semicon- 
ductor material in series with said thin film of resis- 
tive material to determine the state of said amor- 
6. An array of memory cells as defined by claim 5 
wherein said amorphous semiconductor material is 
comprised of hydrogenated semiconductor material. 
7. An array of memory cells as defined in claim 6 
wherein said hydrogenated amorphous semiconductor l5 
material is hydrogenated silicon. 
8. A nonvolatile memory cell as defined in claim 5 
wherein said thin film of resistive material is.comprised 
of tin oxide. 
9. An array of memory cells comprised of a substrate 2o 
of nonconductive material, 
a fust array of parallel conductors deposited on said 
substrate, 
a thin film of amorphous semiconductor material 
deposited on said substrate over all said first array 
of conductors, 
a thin film of resistive material deposited over all said 
thin film of amorphous semiconductor material, 
a second array of parallel conductors deposited on 3o 
said thin film of resistive material, said second 
array of conductors being oriented perpendicular 
to said first array of conductors, 
whereby an eIectrical store pulse may be applied 
through selected conductors of said first and sec- 35 
ond arrays to said amorphous semiconductor mate- 
rial at the intersection of said selected conductors, 
said store pulse being of sufficient energy to switch 
said amorphous semiconductor material to a low 
resistance state, and thereafter an electrical read 4o 
pulse or lower energy than said store pulse, and 
sufficient to switch said amorphous material to a 
low resistance state, may be applied through said 
selected conductors and said amorphous semicon- 
ductor material in series with said thin film of resis- 45 
tive material to determine the state of said amor- 
phous semiconductor material, and 
including an array of nonlinear active devices, one 
for each of said conductors of said first array, said 
devices each providing an input terminal for selec- 50 
tively energizing the conductor connected thereto 
for reading out data and a set of positive feedback 
connections from respective ones of said conduc- 
tors of said second array constituting memory out- 
put lines, 55 
and further including a thresold inhibit feedback 
input proportional to the sum of all the currents in 
said second array of conductors derived from said 
first array of conductors selectively energized to 
each of said nonlinear active devices, thereby pro- 60 
viding a synaptic network. 
phous semiconductor material. 10 
25 
10. An array of memory cells comprised of 
a substrate of nonconductive material, 
a first array of parallel conductors deposited on said 
a thin film of amorphous semiconductor material 
deposited on said substrate over said first array of 
conductors, 
substrate, 65 
,668 
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an array of parallel strips of insulating material per- 
pendicular to said first array of conductors, 
a strip of conductive material over each strip of insu- 
lating material to provide a second array of con- 
ductors, 
a film of amorphous semiconductor material depos- 
ited on said thin film of amorphous material along 
the edge of each strip of insulating material and 
strip of conductive material to provide a current 
path of predetermined resistance to said thin film of 
amorphous material deposited on said substrate 
over said first array of conductors, 
a layer of insulating material over the entire structure 
thus produced on said thin frlm deposited on said 
substrate over said fust array of conductors, and 
a layer of conductive material deposited over said 
layer of insulating material in sections correspond- 
ing to preselected memory blocks so as to delineate 
them, 
whereby an MI§ field-effect transistor is formed at 
each intersection of a conductive strip of said sec- 
ond array with a conductive strip of said first array 
for selectively gating off all memory cells in se- 
lected memory sections. 
11. A memory system having 
a memory matrix comprised of a substrate of noncon- 
ductive material, 
a first array of parallel conductors deposited on said 
substrate, 
a thin film of amorphous semiconductor material 
deposited on said substrate over said first array of 
conductors, 
a thin film of resistive material deposited over said 
thin film of amorphous semiconductor material, 
a second array of parallel conductors deposited on 
said thin film of resistive material, said second 
array of conductors being oriented perpendicular 
to said first array of conductors, 
means for encoding data to be stored in said memory 
matrix and for selectively applying a pulse of elec- 
trical energy though said thin film of amorphous 
semiconductor material and said overlaying resis- 
tive material through said contacts, said energy 
being sufficient to switch said amorphous semicon- 
ductor material from a high state to a low state of 
resistance in response to each code bit, 
an array of nonlinear active devices, one for each of 
said conductors of said second array, said devices 
each having an input terminal for selectively ener- 
gizing the conductor connected thereto for reading 
out data, and a positive feedback input from a sepa- 
rate conductor of said first array, thereby provid- 
ing a synaptic network, and 
means for applying prompt codes to inputs of said 
array of nonlinear active devices for reading out 
stored data that most nearly corresponds to the 
prompt codes, whereby data read out is presented 
at output terminals of said array of devices. 
b 
12. A memory system having 
a memory matrix comprised of a substrate of noncon- 
ductive material, 
a fust array of parallel conductors deposited on said 
substrate, 
a thin film of amorphous semiconductor material 
deposited on said substrate over said first array of 
conductors, 
an array of parallel strips of insulating material per- 
pendicular to said first array of conductors, 
4,876,668 
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a strip of conductive material over each strip of insu- 
lating material to provide a second array of con- 
ductors, 
a film of amorphous semiconductor material depos- 
ited on said thin film of amorphous material along 5 
the edge of each strip of insulating material and 
strip of conductive material to provide a current 
path of predetermined resistance of said film of 
amorphous material deposited on said substrate 
over said first array of conductors, 
a layer ofinsdating material over the entire structure 
thus produced on said thin film deposited on said 
substrate over said first array of conductors, and 
a layer of conductive material deposited over said 
layer of insulating material in sections, 
whereby an MIS field-effect transistor is formed at 
each intersection of a conductive strip of said sec- 
ond array with a conductive strip of said first array 
for selectively gatting off all memory cells in sec- 
tions, 20 
means for encoding data to be stored in said memory 
matrix and for selectively applying a pulse of elec- 
10 
15 
20 
trical energy through said thin film of amorphous 
semiconductor material and said overlaying resis- 
tive material through said contacts, said energy 
being sufficient to switch said amorphous semicon- 
ductor material from a high state to a low state of 
resistance in response to each code bit, 
an array of nonlinar active devices, one for each of 
said conductors of said second array, said devices 
each having an input terminal for selectively ener- 
gizing the conductor connected thereto for reading 
out data, and a positive feedback input from a sepa- 
rate conductor of said first array, thereby provid- 
ing a synaptic network, 
means for selectively enabling sections of said MIS 
field-effect transistors for storing or reading out 
data, and 
means for applying prompt codes to inputs of said 
array of nodbear active devices for reading out 
stored data that most nearly corresponds to the 
prompt codes, whereby data read out is presented 
at output terminals of said array of devices. * * * * *  
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